Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TSI-4 Fiches technique(PDF) 3 Page - Agere Systems

No de pièce TSI-4
Description  4k x 4k Time-Slot Interchanger
Download  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AGERE [Agere Systems]
Site Internet  
Logo AGERE - Agere Systems

TSI-4 Fiches technique(HTML) 3 Page - Agere Systems

  TSI-4 Datasheet HTML 1Page - Agere Systems TSI-4 Datasheet HTML 2Page - Agere Systems TSI-4 Datasheet HTML 3Page - Agere Systems TSI-4 Datasheet HTML 4Page - Agere Systems TSI-4 Datasheet HTML 5Page - Agere Systems TSI-4 Datasheet HTML 6Page - Agere Systems TSI-4 Datasheet HTML 7Page - Agere Systems TSI-4 Datasheet HTML 8Page - Agere Systems TSI-4 Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 61 page
background image
Data Sheet, Revision 3
TSI-4
September 21, 2005
4k x 4k Time-Slot Interchanger
Table of Contents (continued)
Contents
Page
Agere Systems Inc.
3
Table 2-1. Package Ball Assignments in Signal Name Order.................................................................................................8
Table 2-2. Package Ball Assignments (Top View) ................................................................................................................10
Table 2-3. Package Ball Assignments (Bottom View)........................................................................................................... 11
Table 2-4. Ball Types ............................................................................................................................................................12
Table 2-5. Timing Port ..........................................................................................................................................................12
Table 2-6. Transmit and Receive Concentration Highways ..................................................................................................12
Table 2-7. Control Port..........................................................................................................................................................13
Table 2-8. Initialization and Test Access...............................................................................................................................13
Table 2-9. Power Balls..........................................................................................................................................................14
Table 3-1. Absolute Maximum Ratings .................................................................................................................................15
Table 3-2. Operating Conditions ...........................................................................................................................................15
Table 3-3. ESD Tolerance.....................................................................................................................................................15
Table 3-4. Thermal Parameter Values ..................................................................................................................................16
Table 3-5. Power Consumption ............................................................................................................................................17
Table 4-1. CMOS Inputs .......................................................................................................................................................18
Table 4-2. CMOS Outputs ....................................................................................................................................................18
Table 4-3. CMOS Bidirectionals (DATA[15:0]) ......................................................................................................................18
Table 5-1. CHICLK Timing Specifications .............................................................................................................................19
Table 5-2. MPUCLK Timing Specifications ...........................................................................................................................19
Table 5-3. CMOS Output ac Timing Specification * ..............................................................................................................20
Table 5-4. CHI Interface Timing ............................................................................................................................................21
Table 5-5. CHI 3-State Output Control..................................................................................................................................27
Table 5-6. Microprocessor Port Timing—Read Cycle...........................................................................................................28
Table 5-7. Microprocessor Port Timing—Write Cycle ...........................................................................................................29
Table 6-1. Address Map........................................................................................................................................................31
Table 6-2. Global Registers ..................................................................................................................................................32
Table 6-3. Connection Store Generator Registers................................................................................................................32
Table 6-4. Test Pattern Generator and Monitor Registers ....................................................................................................33
Table 6-5. Concentration Highway Configuration Registers .................................................................................................33
Table 6-6. Switch Fabric Control...........................................................................................................................................33
Table 6-7. Connection Store .................................................................................................................................................34
Table 6-8. Reserved Registers .............................................................................................................................................34
Table 6-9. Version_Control (Read Only)...............................................................................................................................34
Table 6-10. Chip_Identity (Read Only) .................................................................................................................................34
Table 6-11. Summary_Interrupt_Status (Read Only) ............................................................................................................35
Table 6-12. Summary_Interrupt_Mask (Read/Write) ............................................................................................................35
Table 6-13. CPU_Access_Error (CORWN) ..........................................................................................................................36
Table 6-14. CPU_Access_Error_Mask (Read/Write)............................................................................................................36
Table 6-15. Global_Control (Read/Write) .............................................................................................................................37
Table 6-16. PLL_Control (Read/Write) .................................................................................................................................38
Table 6-17. Power_Control (Read/Write)..............................................................................................................................38
Table 6-18. Invalid_Address_Trap (Read Only)....................................................................................................................38
Table 6-19. Scratch_Register (Read/Write) ..........................................................................................................................38
Table 6-20. Reserved_0 (Read/Write) ..................................................................................................................................39
Table 6-21. CSG_Control (Read/Write) ................................................................................................................................39
Table 6-22. CSG_Status (Read Only)...................................................................................................................................40
Table 6-23. CSG_Starting_Address (Read/Write) ................................................................................................................40
Table 6-24. CSG_Ending_Address (Read/Write) .................................................................................................................40
Table 6-25. CSG_Write_Enable_Low (Read/Write)..............................................................................................................40
Table 6-26. CSG_Write_Enable_High (Read/Write).............................................................................................................40
Table 6-27. CSG_Seed_Low (Read/Write)...........................................................................................................................41
Table 6-28. CSG_Seed_High (Read/Write) ..........................................................................................................................41


Numéro de pièce similaire - TSI-4

FabricantNo de pièceFiches techniqueDescription
logo
Agere Systems
TSI-1 AGERE-TSI-1 Datasheet
1,012Kb / 61P
   1k x 1k Time-Slot Interchanger
TSI-2 AGERE-TSI-2 Datasheet
1,016Kb / 61P
   2k x 2k Time-Slot Interchanger
TSI-8 AGERE-TSI-8 Datasheet
675Kb / 25P
   8K x 8K Time-Slot Interchanger
More results

Description similaire - TSI-4

FabricantNo de pièceFiches techniqueDescription
logo
Agere Systems
TSI-2 AGERE-TSI-2 Datasheet
1,016Kb / 61P
   2k x 2k Time-Slot Interchanger
TSI-8 AGERE-TSI-8 Datasheet
675Kb / 25P
   8K x 8K Time-Slot Interchanger
TSI-1 AGERE-TSI-1 Datasheet
1,012Kb / 61P
   1k x 1k Time-Slot Interchanger
logo
Dallas Semiconductor
DS1385 DALLAS-DS1385 Datasheet
142Kb / 20P
   RAMified Real Time Clock 4K x 8
logo
Motorola, Inc
MCM69C232 MOTOROLA-MCM69C232 Datasheet
248Kb / 20P
   4K x 64 CAM
logo
Agere Systems
TTSI4K32T AGERE-TTSI4K32T Datasheet
1Mb / 64P
   4096-Channel, 32-Highway Time-Slot Interchanger
TTSI1K16T AGERE-TTSI1K16T Datasheet
1Mb / 64P
   1024-Channel, 16-Highway Time-Slot Interchanger
TTSI2K32T AGERE-TTSI2K32T Datasheet
1Mb / 66P
   2048-Channel, 32-Highway Time-Slot Interchanger
logo
Cypress Semiconductor
CY7C147 CYPRESS-CY7C147 Datasheet
384Kb / 7P
   4K x 1 STATIC RAM
logo
Renesas Technology Corp
X5043 RENESAS-X5043 Datasheet
844Kb / 21P
   4K, 512 x 8 Bit CPU Supervisor with 4K SPI EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com