Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

GS84118T-100 Fiches technique(PDF) 1 Page - GSI Technology

No de pièce GS84118T-100
Description  256K x 18 Sync Cache Tag
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  GSI [GSI Technology]
Site Internet  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS84118T-100 Fiches technique(HTML) 1 Page - GSI Technology

  GS84118T-100 Datasheet HTML 1Page - GSI Technology GS84118T-100 Datasheet HTML 2Page - GSI Technology GS84118T-100 Datasheet HTML 3Page - GSI Technology GS84118T-100 Datasheet HTML 4Page - GSI Technology GS84118T-100 Datasheet HTML 5Page - GSI Technology GS84118T-100 Datasheet HTML 6Page - GSI Technology GS84118T-100 Datasheet HTML 7Page - GSI Technology GS84118T-100 Datasheet HTML 8Page - GSI Technology GS84118T-100 Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 30 page
background image
Rev: 1.05 7/2001
1/30
© 1999, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Trademark Notice (if any) Trademark of Giga Semiconductor, Inc. (GSI Technology).
GS84118T/B-166/150/133/100
256K x 18 Sync
Cache Tag
166 MHz–100 MHz
8.5 ns–12 ns
3.3 V VDD
3.3 V and 2.5 V I/O
TQFP, BGA
Commercial Temp
Industrial Temp
Features
• 3.3 V +10%/–5% core power supply, 2.5 V or 3.3 V I/O
supply
• Intergrated data comparator for Tag RAM application
• FT mode pin for flow through or pipeline operation
• LBO pin for Linear or Interleave (PentiumTM and X86) Burst
mode
• Synchronous address, data I/O, and control inputs
• Synchronous Data Enable (DE)
• Asynchronous Output Enable (OE)
• Asynchronous Match Output Enable (MOE)
• Byte Write (BWE) and Global Write (GW) operation
• Three chip enable signals for easy depth expansion
• Internal self-timed write cycle
• JTAG Test mode conforms to IEEE standard 1149.1
• JEDEC-standard 100-lead TQFP package and 119-BGA:
T:TQFP or B: BGA
Functional Description
The GS84118 is a 256K x 18 high performance synchronous
SRAM with integrated Tag RAM comparator. A 2-bit burst
counter is included to provide burst interface with Pentium
TM
and other high performance CPUs. It is designed to be used as
a Cache Tag SRAM, as well as data SRAM. Addresses, data
IOs, match output, chip enables (CE1, CE2, CE3), address
control inputs (ADSP, ADSC, ADV), and write control inputs
(BW1, BW2, BWE, GW, DE) are synchronous and are
controlled by a positive-edge-triggered clock (CLK).
Output Enable (OE), Match Output Enable, and power down
control (ZZ) are asynchronous. Burst can be initiated with
either ADSP or ADSC inputs. Subsequent burst addresses are
generated internally and are controlled by ADV. The burst
sequence is either interleave order (PentiumTM or x86) or
linear order, and is controlled by LBO.
Output registers and the Match output register are provided and
controlled by the FT mode pin (Pin 14). Through use of the FT
mode pin, I/O registers can be programmed to perform pipeline
or flow through operation. Flow Through mode reduces
latency.
Byte write operation is performed by using Byte Write Enable
(BWE) input combined with two individual byte write signals
BW1-2. In addition, Global Write (GW) is available for
writing all bytes at one time.
Compare cycles begin as a read cycle with output disabled so
that compare data can be loaded into the data input register.
The comparator compares the read data with the registered
input data and a match signal is generated. The match output
can be either in Pipeline or Flow Through modes controlled by
the FT signal.
Low power (Standby mode) is attained through the assertion of
the ZZ signal, or by stopping the clock (CLK). Memory data is
retained during Standby mode.
JTAG boundary scan interface is provided using IEEE
standard 1149.1 protocol. Four pins—Test Data In (TDI), Test
Data Out (TDO), Test Clock (TCK) and Test Mode Select
(TMS)—are used to perform JTAG function.
The GS84118 operates on a 3.3 V power supply and all inputs/
outputs are 3.3 V- or 2.5 V-LVTTL-compatible. Separate
output (VDDQ) pins are used to allow both 3.3 V or 2.5 V IO
interface.
* Pentium is a trademark of Intel Corp.
-166
-150
-133
-100
Pipeline
3-1-1-1
tcycle
tKQ
IDD
6.0 ns
3.5 ns
310 mA
6.6 ns
3.8 ns
275 mA
7.5 ns
4.0 ns
250 mA
10 ns
4.5 ns
190 mA
Flow
Through
2-1-1-1
tKQ
tcycle
IDD
8.5 ns
10 ns
190 mA
10 ns
10 ns
190 mA
11 ns
15 ns
140 mA
12 ns
15 ns
140 mA


Numéro de pièce similaire - GS84118T-100

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS84118AB-100 GSI-GS84118AB-100 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-100I GSI-GS84118AB-100I Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-133 GSI-GS84118AB-133 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-150 GSI-GS84118AB-150 Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
GS84118AB-150I GSI-GS84118AB-150I Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
More results

Description similaire - GS84118T-100

FabricantNo de pièceFiches techniqueDescription
logo
GSI Technology
GS841E18AT GSI-GS841E18AT Datasheet
600Kb / 21P
   256K x 18 Sync Cache Tag
GS84118AT GSI-GS84118AT Datasheet
404Kb / 20P
   256K x 18 Sync Cache Tag
logo
Cypress Semiconductor
CY7C1359A CYPRESS-CY7C1359A Datasheet
237Kb / 24P
   256K x 18 Synchronous-Pipelined Cache Tag RAM
logo
Weida Semiconductor, In...
WCSS0418V1P WEIDA-WCSS0418V1P Datasheet
664Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
logo
Cypress Semiconductor
CY7C1325B CYPRESS-CY7C1325B Datasheet
339Kb / 17P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Weida Semiconductor, In...
WCSS0418V1F WEIDA-WCSS0418V1F Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Cypress Semiconductor
CY7C1327B CYPRESS-CY7C1327B Datasheet
596Kb / 17P
   256K x 18 Synchronous-Pipelined Cache RAM
CY7C1325 CYPRESS-CY7C1325 Datasheet
270Kb / 16P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Weida Semiconductor, In...
WCSS0436V1P WEIDA-WCSS0436V1P Datasheet
647Kb / 18P
   256K x 18 Synchronous 3.3V Cache RAM
logo
Motorola, Inc
MCM69T618 MOTOROLA-MCM69T618 Datasheet
177Kb / 10P
   64K x 18 Bit Synchronous Pipelined Cache Tag RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com