Moteur de recherche de fiches techniques de composants électroniques |
|
TLC3544IDWRG4 Fiches technique(PDF) 10 Page - Texas Instruments |
|
TLC3544IDWRG4 Fiches technique(HTML) 10 Page - Texas Instruments |
10 / 40 page TLC3544, TLC3548 5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS SLAS266C – OCTOBER 2000 – REVISED MAY 2003 10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 90% 10% ID15 OD1 OD0 ID1 Hi-Z 50% 1 16 OD15 Don’t Care ID0 OR VIH VIL tw(1) tc(1) tsu(1) th(1) th(2) td(1) td(2) tr(1) tf(1) td(3) Hi-Z Don’t Care tf(1) tr(1) CS SCLK SDI SDO EOC INT See Note A See Note B NOTES: A. For normal long sampling, td(2) is the delay time of EOC low after the falling edge of 48th SCLK. B. For normal long sampling, td(3) is the delay time of INT low after the falling edge of 48th SCLK. – – – – The dotted line means signal may or may not exist, depending on application. It must be ignored. Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z; all inputs (FS, SCLK, SDI) are inactive and are ignored. Figure 1. Critical Timing for SCLK, SDI, SDO, EOC and INT |
Numéro de pièce similaire - TLC3544IDWRG4 |
|
Description similaire - TLC3544IDWRG4 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |