Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


NUC120-YA2C Datasheet(Fiches technique) 45 Page - Nuvoton Technology Corporation

Numéro de pièce NUC120-YA2C
Description  ARM Cortex™-M0 32-BIT MICROCONTROLLER
Télécharger  89 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  NUVOTON [Nuvoton Technology Corporation]
Site Internet  http://www.nuvoton.com
Logo 

 45 page
background image
NuMicro
™ NUC120 Data Sheet
Publication Release Date: Jan. 2, 2012
- 45 -
Revision V2.03
ce (SPI)
ensity contains two sets of SPI controller only.
5.9.
ensity
Up to two sets of SPI controller for NuMicro
™ NUC100/NUC120 Low Density
ter or slave mode operation
rable word numbers up to 2
ach data transfer
it/receive can be transferred up to two times word
irst transfer
de, but 1 device/slave select line in slave mode
clock frequency in master mode
in master mode
nsmitter and another for receiver
5.9
Serial Peripheral Interfa
5.9.1
Overview
The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which
operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction
interface. The NuMicro
™ NUC100/NUC120 Medium Density contains up to four sets of SPI
controller performing a serial-to-parallel conversion on data received from a peripheral device,
and a parallel-to-serial conversion on data transmitted to a peripheral device. Each set of SPI
controller can be set as a master that can drive up to 2 external peripheral slave devices; it also
can be configured as a slave device controlled by an off-chip master device. NuMicro
NUC100/NUC120 Low D
This controller supports a variable serial clock for special application and it also supports 2-bit
transfer mode to connect 2 off-chip slave devices at the same time. The SPI controller also
supports PDMA function to access the data buffer.
2
Features
Up to four sets of SPI controller for NuMicro
™ NUC100/NUC120 Medium D
Support mas
Support 1-bit or 2-bit transfer mode
Configurable bit length up to 32-bit of a transfer word and configu
of a transaction, so the maximum bit length is 64-bit for e
Provide burst mode operation, transm
transaction in one transfer
Support MSB or LSB f
2 device/slave select lines in master mo
Support byte reorder function
Support byte or word suspend mode
Variable output serial
Support two programmable serial clock frequencies
Support two channel PDMA request, one for tra




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89 


Datasheet Download




Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl