Moteur de recherche de fiches techniques de composants électroniques
Selected language     French  ▼
Nom de la pièce
         Description


ITG-3400 Datasheet(Fiches technique) 26 Page - TDK Electronics

Numéro de pièce ITG-3400
Description  Triple-axis MEMS gyroscope
Télécharger  41 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricant  TDK [TDK Electronics]
Site Internet  http://www.tdk.com
Logo 

 26 page
background image
ITG-3400 Product Specification
Document Number: PS-ITG-3400A-00
Revision: 1.0
Release Date: 12/24/2013
26 of 41
Communications
After beginning communications with the START condition (S), the master sends a 7-bit slave address
followed by an 8
th bit, the read/write bit. The read/write bit indicates whether the master is receiving data from
or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge
signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To
acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line.
Data transmission is always terminated by the master with a STOP condition (P), thus freeing the
communications line. However, the master can generate a repeated START condition (Sr), and address
another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while
SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the
exception of start and stop conditions.
SDA
START
condition
SCL
ADDRESS
R/W
ACK
DATA
ACK
DATA
ACK
STOP
condition
S
P
1
– 7
8
9
1
– 7
8
9
1
– 7
8
9
Figure 11 Complete I
2C Data Transfer
To write the internal ITG-3400 registers, the master transmits the start condition (S), followed by the I
2C
address and the write bit (0). At the 9
th clock cycle (when the clock is high), the ITG-3400 acknowledges the
transfer. Then the master puts the register address (RA) on the bus. After the ITG-3400 acknowledges the
reception of the register address, the master puts the register data onto the bus. This is followed by the ACK
signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last
ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the
ITG-3400 automatically increments the register address and loads the data to the appropriate register. The
following figures show single and two-byte write sequences.
Single-Byte Write Sequence
Burst Write Sequence
Master
S
AD+W
RA
DATA
P
Slave
ACK
ACK
ACK
Master
S
AD+W
RA
DATA
DATA
P
Slave
ACK
ACK
ACK
ACK




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41 


Datasheet Download




Lien URL

AllDATASHEET vous a-t-il été utile ?   [ DONATE ]  

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Favoris   |   Echange de liens   |   Fabricants
All Rights Reserved © Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl