 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
I5108SY Fiches technique(PDF) 12 Page - Nuvoton Technology Corporation |
|
||||||||||||||||||||||||||||||
I5108SY Fiches technique(HTML) 12 Page - Nuvoton Technology Corporation |
|
|
12 / 90 page  ISD5100 SERIES Publication Release Date: Oct 31, 2008 - 12 - Revision 1.42 Digital data is sent and received serially over the I 2C interface. The data is serial-to-parallel converted and stored in one of two alternating (commutating) 64-bit shift registers. When an input register is full, it becomes the register that is parallel written into the array. The prior write register becomes the new serial input register. A mechanism is built-in to ensure there is always a register available for storing new data. Storing data in the memory is accomplished by accepting data one byte at a time and issuing an acknowledge. If data is coming in faster than it can be written, the chip issues an acknowledge to the host microcontroller, but holds SCL LOW until it is ready to accept more data. (See section 7.5.2 for details). The read mode is the opposite of the write mode. Data is read into one of two 64-bit registers from the array and serially sent to the I 2C interface. (See section 7.5.3 for details). 6.3. OPERATIONAL MODES DESCRIPTION 6.3.1 I 2C Interface To use more than four ISD5100 Series devices in an application requires some external switching of the I 2C interface. I 2C interface Important note: The rest of this data sheet will assume that the reader is familiar with the I2C serial interface. Additional information on I2C may be found in section 10 on page 72 of this document. If you are not familiar with this serial protocol, please read this section to familiarize yourself with it. A large amount of additional information on I2C can also be found on the Philips web page at http://www.philips.com/ . I 2C Slave Address The ISD5100 Series have 7-bit slave address of <100 00xy> where x and y are equal to the state, respectively, of the external address pins A1 and A0. Because all data bytes are required to be 8 bits, the LSB of the address byte is the Read/Write selection bit that tells the slave whether to transmit or receive data. Therefore, there are 8 possible slave addresses for the ISD5100-Series. These are: |
Numéro de pièce similaire - I5108SY |
|
Description similaire - I5108SY |
|
|
Lien URL |
| Politique de confidentialité |
| ALLDATASHEET.FR |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
