Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CDCM1802RGTT Fiches technique(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
No de pièce CDCM1802RGTT
Description  CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

CDCM1802RGTT Fiches technique(HTML) 7 Page - Texas Instruments

Back Button CDCM1802RGTT Datasheet HTML 3Page - Texas Instruments CDCM1802RGTT Datasheet HTML 4Page - Texas Instruments CDCM1802RGTT Datasheet HTML 5Page - Texas Instruments CDCM1802RGTT Datasheet HTML 6Page - Texas Instruments CDCM1802RGTT Datasheet HTML 7Page - Texas Instruments CDCM1802RGTT Datasheet HTML 8Page - Texas Instruments CDCM1802RGTT Datasheet HTML 9Page - Texas Instruments CDCM1802RGTT Datasheet HTML 10Page - Texas Instruments CDCM1802RGTT Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 22 page
background image
CDCM1802
CLOCK BUFFER WITH PROGRAMMABLE DIVIDER,
LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
SCAS759 − APRIL 2004
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
jitter characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
t
Additive phase jitter from input to
LVPECL output Y0
12 kHz to 20 MHz, fout = 250 MHz to 800 MHz,
divide by 1 mode
0.15
ps rms
tjitterLVPECL
LVPECL output Y0,
See Figure 2
50 kHz to 40 MHz, fout = 250 MHz to 800 MHz,
divide by 1 mode
0.25
ps rms
t
Additive phase jitter from input to
LVCMOS output Y1
12 kHz to 20 MHz, fout = 250 MHz,
divide by 1 mode
0.25 ps rms
tjitterLVCMOS
LVCMOS output Y1,
See Figure 3
50 kHz to 40 MHz, fout = 250 MHz,
divide by 1 mode
0.4
ps rms
Figure 2
−160
−155
−150
−145
−140
−135
−130
−125
−120
−115
−110
VDD = 3.3 V
TA = 25°C
f = 622 MHz
÷1 Mode
ADDITIVE PHASE NOISE
vs
FREQUENCY OFFSET FROM CARRIER − LVPECL
f − Frequency Offset From Carrier − Hz
10
100
1k
100M
10k
100k
10M
1M
Figure 3
−160
−155
−150
−145
−140
−135
−130
−125
−120
−115
−110
−105
−100
VDD = 3.3 V
TA = 25°C
f = 250 MHz
÷1 Mode
ADDITIVE PHASE NOISE
vs
FREQUENCY OFFSET FROM CARRIER − LVCMOS
f − Frequency Offset From Carrier − Hz
10
100
1k
100M
10k
100k
10M
1M


Numéro de pièce similaire - CDCM1802RGTT

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CDCM1802RGTT TI1-CDCM1802RGTT Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1802RGTTG4 TI1-CDCM1802RGTTG4 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
More results

Description similaire - CDCM1802RGTT

FabricantNo de pièceFiches techniqueDescription
logo
Texas Instruments
CDCM1802 TI1-CDCM1802_15 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804 TI1-CDCM1804_17 Datasheet
623Kb / 27P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Micrel Semiconductor
SY89874U MICREL-SY89874U Datasheet
180Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
SY89874U MICREL-SY89874U_07 Datasheet
111Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
logo
Renesas Technology Corp
ICS87001I-01 RENESAS-ICS87001I-01 Datasheet
579Kb / 15P
   LVCMOS/LVTTL Clock Divider
JANUARY 23, 2013
logo
Integrated Device Techn...
8536I-33 IDT-8536I-33 Datasheet
347Kb / 19P
   LVPECL/LVCMOS Fanout Buffer
8T73S208A-01 IDT-8T73S208A-01_16 Datasheet
438Kb / 24P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com