Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CAT24FC64RD2ETE13 Fiches technique(PDF) 5 Page - Catalyst Semiconductor

No de pièce CAT24FC64RD2ETE13
Description  64K-Bit I2C Serial CMOS EEPROM
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CATALYST [Catalyst Semiconductor]
Site Internet  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24FC64RD2ETE13 Fiches technique(HTML) 5 Page - Catalyst Semiconductor

  CAT24FC64RD2ETE13 Datasheet HTML 1Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 2Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 3Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 4Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 5Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 6Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 7Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 8Page - Catalyst Semiconductor CAT24FC64RD2ETE13 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
CAT24FC64
5
Doc. No. 1046, Rev. G
The features of the I2C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT24FC64 monitors the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The bus Master begins a transmission by sending a
START condition. The Master sends the address of the
particular slave device it is requesting. The four most
significant bits of the 8-bit slave address are fixed as
1010 (Fig. 5). The CAT24FC64 uses the next three bits
as address bits. The address bits A2, A1 and A0 allow
Figure 4. Acknowledge Timing
Figure 5. Slave Address Bits
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
as many as eight devices on the same bus. These bits
must compare to their hardwired input pins. The last bit
of the slave address specifies whether a Read or Write
operation is to be performed. When this bit is set to 1, a
Read operation is selected, and when set to 0, a Write
operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT24FC64 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT24FC64 then performs a Read or Write operation
depending on the state of the R/W bit.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The
Acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
The CAT24FC64 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each 8-
bit byte.
When the CAT24FC64 begins a READ mode it transmits
8 bits of data, releases the SDA line, and monitors the
line for an acknowledge. Once it receives this
acknowledge, the CAT24FC64 will continue to transmit
I2C BUS PROTOCOL
1
0
1
0
A2
A1
A0
R/W


Numéro de pièce similaire - CAT24FC64RD2ETE13

FabricantNo de pièceFiches techniqueDescription
logo
Catalyst Semiconductor
CAT24FC64RD2ETE13 CATALYST-CAT24FC64RD2ETE13 Datasheet
629Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
More results

Description similaire - CAT24FC64RD2ETE13

FabricantNo de pièceFiches techniqueDescription
logo
Catalyst Semiconductor
CAT24WC66 CATALYST-CAT24WC66 Datasheet
60Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
CAT24FC64 CATALYST-CAT24FC64_05 Datasheet
629Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
CAT24WC33 CATALYST-CAT24WC33_05 Datasheet
637Kb / 12P
   32K/64K-Bit I2C Serial CMOS EEPROM
CAT24WC32 CATALYST-CAT24WC32_05 Datasheet
456Kb / 12P
   32K/64K-Bit I2C Serial CMOS EEPROM
CAT24WC32WI CATALYST-CAT24WC32WI Datasheet
404Kb / 10P
   32K/64K-Bit I2C Serial CMOS EEPROM
logo
Microchip Technology
24LC64-I MICROCHIP-24LC64-I Datasheet
355Kb / 28P
   64K I2C Serial EEPROM
12/08/06
24LC64-I-ST MICROCHIP-24LC64-I-ST Datasheet
370Kb / 26P
   64K I2C??Serial EEPROM
07/28/03
24AA64 MICROCHIP-24AA64 Datasheet
355Kb / 28P
   64K I2C Serial EEPROM
12/08/06
24AA64T-IMC MICROCHIP-24AA64T-IMC Datasheet
1Mb / 44P
   64K I2C??Serial EEPROM
1997-2012
24AA64-SN MICROCHIP-24AA64-SN Datasheet
1Mb / 44P
   64K I2C??Serial EEPROM
1997-2012
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Fiches technique Télécharger

Go To PDF Page


Lien URL




Politique de confidentialité
ALLDATASHEET.FR
ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com