Moteur de recherche de fiches techniques de composants électroniques |
|
SLG46108 Fiches technique(PDF) 41 Page - Dialog Semiconductor |
|
SLG46108 Fiches technique(HTML) 41 Page - Dialog Semiconductor |
41 / 70 page 000-0046108-108 Page 40 of 69 SLG46108 10.4.1 Counter Mode Figure 15. Timing (reset rising edge mode, oscillator is forced on) for count data = 3 Figure 16. Timing (reset falling edge mode, oscillator is forced on) for count data = 3 Figure 17. Timing (reset high level mode, oscillator is autopowered on (controlled by reset)) for count data = 3 RESETIN CLK OUT 4 CLK period The pulse width is about 10 ns, depending on PVT 32 3 2 1 0 3 2 Q EDGE DETECT OUT 10 3 2 1 0 32 10 0 Note: Q = current counter value CLK OUT 4 CLK period pulse The pulse width is about 10 ns, depending on PVT 32 3 2 1 0 3 2 Q EDGE DETECT OUT 10 3 2 1 0 32 10 0 RESETIN FROM MATRIX Note: Q = current counter value CLK COUNTEND one clock cycle time + offset the offset value is the same as the DLYs auto on case 32 0 32 Q CLK ENABLE 10 3 2 1 0 3 0 RESETIN FROM MATRIX Note: Q = current counter value |
Numéro de pièce similaire - SLG46108 |
|
Description similaire - SLG46108 |
|
|
Lien URL |
Politique de confidentialité |
ALLDATASHEET.FR |
ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |